W949D6CB / W949D2CB
512Mb Mobile LPDDR
7.6.10 Interrupting Write to Read
Data for any Write burst may be truncated by a subsequent READ command as shown in the figure below. Note that
the only data-in pairs that are registered prior to the t WTR period are written to the internal array, and any subsequent
data-in must be masked with DM.
CK
CK
Command
WRITE
NOP
NOP
READ
NOP
NOP
NOP
Address
BA,Col b
t DQSSmax
BA,Col n
t WTR
BA,Col n
CL=3
DQS
DQ
DM
DI b
DO n
1) Dl b = Data in to column b. DO n=Data out from column n.
2) An interrupted burst of 4 is shown, 2 data elements are written.
= Don't Care
3 subsequent elements of Data In are applied in the programmed order following DI b.
3) t WTR is referenced from the positive clock edge after the last Data In pair.
4)A10 is LOW with the WRITE command (Auto Precharge is disabled)
5) The READ and WRITE commands are to the same device but not necessarily to the same bank.
7.6.11 Write to Precharge
Data for any WRITE burst may be followed by a subsequent PRECHARGE command to the same bank (provided
Auto Precharge was not activated). To follow a WRITE without truncating the WRITE burst, t WR should be met as
shown in the figure below.
7.6.12 Non-Interrupting Write to Precharge
CK
CK
Command
WRITE
NOP
NOP
NOP
NOP
PRE
Address
BA,Col b
t DQSSmax
BA,Col n
t WR
BA a (or all)
DQS
DQ
DM
1) Dl b = Data in to column b
DI b
= Don't Care
3 subsequent elements of Data In are applied in the programmed order following DI b.
2) A non-interrupted burst of 4 is shown.
3) t WR is referenced from the positive clock edge after the last Data In pair.
4) A10 is LOW with the WRITE command (Auto Precharge is disabled)
Publication Release Date: Sep, 21, 2011
- 38 -
Revision A01-007
相关PDF资料
W971GG6JB25I IC DDR2 SDRAM 1GBIT 84WBGA
W971GG8JB-25 IC DDR2 SDRAM 1GBIT 60WBGA
W9725G6IB-25 IC DDR2-800 SDRAM 256MB 84-WBGA
W9725G6JB25I IC DDR2 SDRAM 256MBIT 84WBGA
W9725G6KB-25I IC DDR2 SDRAM 256MBIT 84WBGA
W972GG6JB-3I IC DDR2 SDRAM 2GBITS 84WBGA
W9751G6IB-25 IC DDR2-800 SDRAM 512MB 84-WBGA
W9751G6KB-25 IC DDR2 SDRAM 512MBIT 84WBGA
相关代理商/技术参数
W949D2CBJX5ETR 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 200MHZ
W949D2CBJX5I 制造商:Winbond Electronics Corp 功能描述:DRAM Chip Mobile LPDDR SDRAM 512M-Bit 16Mx32 1.8V 90-Pin VFBGA
W949D2CBJX5I TR 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 200MHZ, INDUST
W949D2CBJX6E 制造商:Winbond Electronics Corp 功能描述:DRAM Chip Mobile LPDDR SDRAM 512M-Bit 16Mx32 1.8V 90-Pin VFBGA
W949D2CBJX6ETR 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 166MHZ, 65NM
W949D2CBJX6G 制造商:WINBOND 制造商全称:Winbond 功能描述:512Mb Mobile LPDDR
W949D2KBJX5E 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 200MHZ 制造商:Winbond Electronics Corp 功能描述:IC MEMORY
W949D2KBJX5I 制造商:Winbond Electronics Corp 功能描述:IC MEMORY